resolution size of transistors and interconnects-this is known as global variability (GV). The introduction of FinFETs steps up the challenge requiring accurate process control in 3-D. Purely statistical local variability (LV), also known as mismatch, is also on the increase, due to atomic scale sensitivity of the decananometer size transistor affected by random discrete dopants (RDDs), material granularity and lithography imperfections [5] [6] [7] [8] [9] . In between the long-range (process-induced) variability and the short-range (statistical) variability, there is also systematic layout-induced variability. The challenge is that all variabilities are strongly intercorrelated, particularly in the FinFET technology case [10] . Treating these sources-and effects-as independent leads to significant pessimism, which can go a significant way toward canceling out the benefits of scaling.
Better and more accurate models that capture the different components of variability and their correlations are needed to enable more accurate and efficient design in contemporary and the future CMOS technology generations. The traditional design approach of guaranteeing circuit integrity by simulating over all process corners can result in so much guard-banding that the design becomes severely compromised within the available constraints [11] , [12] . Improved models should support design technology co-optimization (DTCO), which has become must in advanced CMOS [13] [14] [15] [16] . They should also allow the yield to be factored in the analysis and verification and should enable performance/power/area/yield tradeoff and sign off [17] , [18] . We reported the TCAD-based study of global variation and statistical variability and their interplay in FinFETs [10] , and TCAD-based DTCO flow for nanoscale FinFET technologies [19] , however, variabilityaware compact model (CM) strategy employed in the advanced DTCO process, is not yet systematically published in detail. In this paper, we present the details of the FinFET centric variability-aware compact modeling extraction and generation technology critical to the advanced DTCO process, accurately taking care of both global process-induced and local statistical variability and their correlation.
In this paper, we present an advanced CM extraction and generation technology aiming at high statistical accuracy and capturing the correlation between process and statistical variability. Although the approach is not inherently technology specific, here, it is targeted at cutting-edge FinFET nodes. TCAD data generated with the gold standard simulations In Section II, we briefly introduce the TCAD simulation methodology and the testbed FinFETs used to illustrate the CM extraction and generation approach. Section III outlines the hierarchical CM extraction approach, including parameter identification. The statistical CM generation technology is described in Section IV. The circuit simulation examples are presented in Section V. Finally, the conclusions are drawn in Section VI.
II. TESTBED FinFETs AND TCAD SIMULATION
TCAD simulations have become an essential part of CM development. They improve the accuracy of the CM at early stage of technology development. Carefully calibrated TCAD simulations avoid the pitfalls in identification of golden transistor targets and allow physics-based recentering of the CM during the rapid technology development. TCAD is also essential in statistical CM extraction since in many cases clean statistical current-voltage characteristics are difficult or impossible to measure.
The testbed transistors in this paper are 14-nm CMOS technology generation silicon on insulator (SOI) FinFETs, described in detail in [10] . They feature a nominal physical gate length of 20 nm and a high-k metal gate-stack with equivalent oxide thickness of 0.8 nm. The nominal fin height and fin width are 25 and 10 nm, respectively. The channel is lightly doped with a concentration of 10 15 cm −3 , while the source/drain have a maximum doping of 3 ×10 20 cm −3 . The nominal FinFETs deliver drive currents of ∼0.9/0.8 mA/μm and a OFF-current of 10 nA/μm (at T = 85°C) for the n-/p-channel FinFETs, with drain-induced barrier lowering (DIBL) of 56/65 mV/V, respectively. The GSS atomistic TCAD simulator GARAND has been employed to generate the target current-voltage and capacitance-voltage characteristics used in the next Section III. The corresponding TCAD simulations are described in detail in [10] .
Both the long-range process-induced GV and the short-range random LV are considered when generating the CM extraction targets. The correlations between the GV and the LV are captured in a design of experiment (DoE) assuming 3σ process-induced long-range variations of L G = ±2 nm; W FIN = ±2 nm; and H FIN = ±3 nm forming a 3 × 3 × 3 = 27 node Cartesian product space. The global variations of L G , W FIN , and H FIN are 10%-20% of nominal values that are consistent with CD control while a relatively large fin-width variation is given due to the difficulty of fin patterning in the FinFET manufacturing. At each DoE point, the characteristics of the uniform FinFET and 1000 microscopically different atomistic devices subject to statistical variability sources of RDDs, gate edge roughness, fin edge roughness, and metal gate granularity (MGG) were simulated. Fig. 1 shows the statistical target I D -V G characteristics at three nodes of the DoE space. The inset illustrates one microscopically different device from the sample. The DoE and the generation of the full set of target I -V characteristics are fully automated using the GSS automation tool Enigma [20] .
FinFET performance varies significantly across the DoE and the statistical variability shows a large dependence on the long-range process variation leading to the deviations from Pelgrom's area law [21] , as illustrated in Fig. 2 , for the V T mismatch. A high degree of automation, enabled by the GSS tool flow, is essential for handling the large amount of data and cluster interaction associated with hierarchical CM extraction. In this particular case, the 27 000 statistical current-voltage characteristics were generated to cover the DoE space. The data are automatically harvested in a common database and automatically accessed by the CM extractor MYSTIC.
III. HIERARCHICAL COMPACT MODEL EXTRACTION
In order to handle the interplay between the long-range GV and the short range LV, we have developed a hierarchical unified variability CM strategy. It consists of three key extraction steps illustrated in Fig. 3 (a): 1) extraction of full nominal CM; 2) extraction of response surface GV CM that covers the process variation space; and 3) extraction of statistical LV models at each node of the DoE space. Following the accurate extraction of nominal uniform model, two minimal but separate groups of model parameters are employed to execute step 2 and step 3, capturing GV and LV, respectively. Therefore, responding to the different requirements and objectives, this hierarchical strategy can provide variability models in the various levels of complexity and accuracy in combinations.
The surface potential-based BSIM-CMG CM for SOI FinFETs [22] is adopted in this paper. First, a comprehensive model extraction procedure is applied to the designed nominal FinFET in the center of the DoE space. The model is fitted against the comprehensive TCAD simulation data of FinFET I D -V G and I D -V D characteristics and the relevant C-V characteristics for a range of operating temperatures. It precisely reproduces the transistor electrical characteristics, including the subthreshold characteristics, drain currents, and output resistance, and drain-bias effects like DIBL. The overall fitting error is 1.86%.
To encompass the large range of GV, we deploy the first group of a few parameters to extract FinFET of corresponding geometry at every DoE point, extending the applicability of the nominal model. The reason for the use of geometry-dependent parameters to handle the GV effects is the relative simplicity of BSIM-CMG, which cannot fit accurately the fin-width-dependent quantum confinement effect. A DoE macro model is then created by fitting a polynomial regression to each of Group I model parameters, as a function of the DoE parameters. Fig. 4 shows the fitting error over DoE space, which is kept <2%.
A second group of model parameters is used to extract statistical LV models of the simulated atomistic devices based on the previously obtained uniform model. The parameters are selected to capture essential variations in the key transistor figures of merit introduced by the different sources of statistical variability, including RDDs, line edge roughness, and MGG. The same direct extraction procedure is applied to each point of the DoE, and thus we have 27 sets of statistical CMs, for which extraction accuracy is closely monitored. As shown in Fig. 5(a) , the average fitting error of the high/low drain I D -V G of 1000 atomistic FinFETs is well controlled: below 3% across the entire DoE and the error standard deviation is below 0.75%.
Careful selection of CM extraction parameters is required in order to accurately capture variability effects in statistical CMs. Group I CM parameters are chosen to capture global variations over the DoE space. The instance parameter L and model parameters TFIN and HFIN are selected to represent corresponding physical variations in device dimensions, but the complex physics involved in the devices and the analytical simplifications necessary in a CM require the additional parameters to account for the full effect of global variation. These include the quantum correction factor QMFACTOR, threshold voltage parameter DVT1, and DIBL related parameter DSUB. RDSW is a source-drain resistance model parameter, and VSAT1 deals with velocity saturation. Group II statistical extraction parameters are utilized to accurately capture the impact of statistical local variations on electrical characteristics. PHIG is used to capture the threshold voltage fluctuation, and EAT0 is for DIBL variation induced mainly by MGG and RDD. U0 and UA model low field transport variation, CDSC is responsible for variation in the subthreshold slope, and VSAT takes care of velocity saturation. 
IV. COMPACT MODEL GENERATION
The statistical circuit simulation engine RandomSpice is used to carry out the statistical CM generation using the GSS ModelGen technology, which handles non-Gaussian statistical parameter distributions with complex correlations [20] . The purpose of the statistical CM generation is to circumvent the limitations associated with using finite input samples. Primarily, it avoids subsampling errors artificially distorting the output distribution. This is particularly of concern when evaluating the occurrence of rare events. As we will discuss in detail below, it also allows LV and GV to be continuously modeled across the entire DoE space.
Simpler methods, such as principal component analysis (PCA) and nonlinear power method (NPM) [23] [24] [25] [26] [27] , can be used for model generation, however, these have intrinsic limitations. The PCA assumes Gaussian marginal distributions, and therefore, introduces significant errors when modeling strongly asymmetric distributions. NPM models both nonGaussian distributions and correlations, however, it can suffer stability problems, and is limited in the range of distribution shape parameters it can capture. The GSS ModelGen avoids all of these issues by employing a more flexible distribution fitting method, and is therefore, used exclusively in the remainder of this paper. The full flow for combined GV and LV model generation is described in Fig. 7 , in which GV selection is relevant to Fig. 8 , and LV interpolation is relevant to Fig. 10 .
We first consider GV in isolation. The method for generation of an accurate GV CM is based on the response surface CM. Group I parameters used in the GV model extraction are all assumed to be dependent on length, width, and height. Then, for a given circuit instance, we randomly select a process geometry for nFET and pFET. The associated CM parameters for GV are then determined using the response surface model. This concept is illustrated in Fig. 8 . For simplicity, in this case, H FIN is fixed to 25 nm and only L G and W FIN are considered as random variables. Note that the method handles arbitrary number of process parameters with arbitrary distributions and correlations.
As shown in Fig. 9 , L G and W FIN are randomly selected based on defined distributions. One such instance is illustrated in Fig. 8 (blue dotted line) . As we first consider GV only, the same random instances selected for the n-and p-channel transistors are used throughout a given instance of the simulated circuit. In other words, GV is assumed to affect all transistors in a circuit instance the same way. Fig. 9 compares the Comparison between generated and TCAD-simulated transistor characteristics with a random set of L G (=18.5 nm) and W FIN (=11.5 nm) with H FIN = 25 nm. generated CM for one random instance of L G and W FIN and the results of the TCAD simulation for the same L G and W FIN .
We then include both GV and LV together. It should be noted that the model parameters associated with LV are dependent on the specified process variables (i.e., on the GV). The method for generation of accurate statistical CMs capturing LV at the selected point of the process variation space (shown in Fig. 8 ) is illustrated in Fig. 10 . Here, L G and W FIN considered as random process variables. To determine the local variations at the randomly selected L G and W FIN , the extracted statistical parameter distributions at each of the nearest nodes of the DoE space [ Fig. 10 (blue arrows)] , and their correlations are interpolated to the selected process geometry. This information is used to generate an arbitrary number of statistical CMs that accurately reproduce the interpolated non-Gaussian statistical parameter distributions and their correlations. In contrast to GV alone, each model in a given instance will be distinct in this scenario.
In order to validate the LV generation methodology, we have performed the statistical TCAD simulations at a randomly generated point, for example L G = 19 nm, W FIN = 11 nm, and H FIN = 23.5 nm, which is not among the statistical extraction grid points. Fig. 11(a) shows the generated and the extracted distributions of the LV CM parameters showing excellent agreement in distribution and in the shape of the correlations. In general, correlation coefficients are accurately captured although there are small deviations of ∼±0.05 in some cases. These are considered to be acceptable since given the intrinsic noise associated with the numerical calculation of correlation coefficients based on a fixed sample size and that the calculation involves two parameters with a standard deviation error of ∼2.3% when generated from 1000 samples. Fig. 11(b) shows the distribution and the correlations of the key FinFET figures of merit extracted from the statistically generated CMs at the randomly selected L G and W FIN and the corresponding TCAD simulations. The few FoM correlation deviations of ∼0.1 are the cumulative result of CM parameter extraction, numerical calculation, and generation errors.
V. CIRCUIT SIMULATION EXAMPLES
In this section, we will demonstrate the use of the developed CM extraction and generation technology for statistical circuit simulations with RandomSpice that capture the individual and combined effect of GV and LV and their correlations. At the circuit level, the tracking of nFET to pFET correlation plays an important role in circuit variability [28] , which can be naturally considered by our models and reproduced accurately at the CM generation stage. As a test case study in this section, global L G , W FIN , and H FIN variations are perfectly correlated between nFinFET and pFinFET, and here, we use the same global variation value of each L G , W FIN , and H FIN for both nFinFET and pFinFET. As a circuit simulation demonstrator, we will use an ultrahigh-density 6T SRAM bitcell using a 1-1-1 fin sizing, shown in Fig. 12(a) . The half-access static noise margin (SNM) serves as the metric of the bitcell stability, and the circuit simulation using nominal CM models shows that nominal 1-1-1 bitcell has an SNM of 160.9 mV. We also use a three-stage ring oscillator (RO) as a demonstrator, as shown in Fig. 12(b) . The oscillation frequency of the nominal RO is 3.09 GHz, with a load capacitance of 3 fF.
A. Global Process-Induced Variability
Global process-induced variation affects all transistors inside a circuit cell in a consistent way. The response surface CM allows the handling of the process variability of the test circuit behavior. At first, it is useful to understand the deterministic impact of process variations on the circuits. Fig. 13 shows the response of the SRAM bitcell SNM and the RO frequency on L G , W FIN , and H FIN in the 3σ process variation space.
It is clear that global process variation causes a significant reduction of SNM from 176 mV at the slow corner (L G = 22, W FIN = 8, and H FIN = 22) to 137 mV at the fast corner (L G = 18, W FIN = 12, and H FIN = 28) . Fig. 13(b) shows the dependence of the RO frequency on L G , W FIN , and H FIN in the 3σ process variation space. On the contrary, the fastest RO is consisted of FinFETs with (L G = 18, W FIN = 12, and H FIN = 28). These devices characterize to have the largest ON-current and in return render the smallest skew delay of inverters. The RO frequency varies from 2.43 to 3.87 GHz compared with the 3.09 GHz by the nominal design, rendering variations from −21% to 25%.
While exploring global variations in an explicit way is instructive in determining circuit performance, the study of how process-induced GV affects the statistical distribution of the circuit performance given a particular set of process conditions is beneficial to determining yield. For the purpose of this example, the distributions of L G , W FIN , and H FIN are modeled by a Gaussian distribution centered on the nominal process value, and no correlations between the process parameters are considered. Fig. 14(a) shows the GV-induced distribution of the bitcell SNM, while Fig. 14(b) shows that of the RO frequency. SNM shows some deviations from Gaussian distribution while three-stage RO frequency closely follows Gaussian distribution up to 3σ . The mean value/standard deviation of SNM is 8.25/160.6 mV (5%), and the mean value/standard deviation of RO frequency is 102/3089 MHz (3.3%).
B. Local Statistical Variability
One of the main features of the developed hierarchical CM extraction and the generation technology is the accurate representation of the correlations between GV and LV. In order to illustrate this in Fig. 15(a) , we present the LV-induced Fig. 15(a) , local statistical variability impacts each transistor differently; therefore, it causes an increased skew in the bitcell-stable states, degrading SNM much more dramatically than GV alone. This is illustrated by the negative skewness of the LV-based SNM distribution, while global variation of n/pFinFETs entirely shifts and modulates SNM distributions. The sigma/mean values of SNM distributions at typical corner are 10.55/150 mV, and they are 11.13/129 mV at fast corner and 10.34/163 mV at slow corner, respectively. As shown in Fig. 15(b) , the RO frequency follows the Gaussian distribution, and sigma/mean values vary from 80/3752 MHz at fast corner, 68/3028 MHz at typical corner, to 60/2388 MHz at slow corner, respectively. Fig. 16(a) shows the distribution of the bitcell SNM in the L G and W FIN plane at H FIN = 25 nm, while Fig. 16(b) shows the corresponding RO frequency distribution. Although the distributions appear complicated, the global gate-length variation has the determining impact.
The interplay of GV and LV produces a significant impact on circuit performance, power, and yield. In order to demonstrate the importance of the accurate modeling of the interaction of GV and SV, we have simulated both SRAM SNM and three-stage RO oscillation frequency applying the V T -fluctuations obtained at the typical design point to the entire DoE space. The statistics of two metrics are shown in Fig. 17 for H FIN = 25 nm. Assuming a fixed level of variation over the DoE space leads to the errors of −19%-10% in the standard deviation of SNM and errors of −13%-14% in the standard deviation of RO frequency with an additional small effect on the mean circuit performance.
C. Combined Variability Impact
Finally, we combine random global variations with local mismatch by turning on both the statistical LV and the process GV input. Fig. 18(a) shows the combined GV-and LV-induced distribution of the bitcell SNM, while Fig. 18(b) shows that of the RO frequency. It is clear that with both GV and LV, the SNM distribution becomes less skewed compared with the one only with the statistical variability, but undergoes larger standard deviation of 13.91 mV compared with 10.55 mV. The variation of three-stage RO frequency is simply boosted from 68 to 120 MHz when imposing additionally global variations.
In the analysis of the combined impact of random GV and LV on circuit performance, from Sections V-A and V-B, it is clear that random GV has stronger impact on the variation of RO frequency than LV, and the statistical LV produces more variation to SRAM SNM than GV. Thus, in order to reduce the impact on overall circuit performance, the reductions of LV and GV have corresponding benefits in the control of variations and yield of SRAM and RO frequency. From the design point of view, the developed methodology provides a significant optimization tool by allowing designers to assess the balance between circuit performance, variations, and yield in the DoE space.
VI. CONCLUSION
We have successfully developed a TCAD-based variability-aware comprehensive CM extraction and generation technology based on a hierarchical CM. High levels of automation allow seamless extraction of all CM parameters needed for the CM generation process. We have demonstrated that the accurate response surface model can be extracted using only a small number of CM parameters. We have also demonstrated that the accurate statistical CMs that represent the statistical distribution of the key transistor figures of merit can be extracted at any node of the DoE space. The extracted parameters are used to generate unlimited number of statistical CMs capturing the interplay between LV and GV. The accuracy of the generated statistical models is validated by performing the TCAD simulations at the selected process variability point, which is not present in the original DoE TCAD simulations. We have illustrated the importance of the developed method in the circuit simulations examples of SRAM and ROs. By the demonstrative examples, the developed variability-aware CM methodology and technology provide the tool kit for optimizing among circuit performance metrics and variations in the design space for the DTCO process.
